

FSM

↳ sequential locked circuits

① Analysis of FSM

Step 1: for $A(t+1) = x \& (A(t) \wedge B(t))$

$$B(t+1) = \bar{x} \mid (\bar{B}(t) \& A(t))$$

$$y = AB$$

analyse the function


step 2: draw state table

	current state			Next state		output
	A	B	X	A	B	
S0	0	0	0	0	1	
	0	0	1	0	0	
S1	0	1	0	0	1	
	0	1	1	1	0	
S2						

S3

1	1	1	0	0	1
1	1	0	0	0	1
1	1	1	0	0	0

step 3: draw state diagram



moore machine: output does
not depends on input

step 4: pattern detection

$$011 \rightarrow y = 1$$

② Design of FSM

- Draw the State diagram based on specifications & desired behaviour.
- Reduce no. of states if necessary.
- Assign binary values to states.
- Obtain the binary-coded state table.
- Choose FF type.
- Get simplified FF input equation & output eqn.
- Draw circuit diagram.

↳ overlap → moving window

overlap
not allowed → windowed window

i.e 101 → overlapping allowed


010

1

110

10

1



assigning binary values : $S_0 \rightarrow 00$
 $S_1 \rightarrow 01$
 $S_2 \rightarrow 10$ } 2 FF
 var.

or
 one hot

$S_0 \rightarrow 001$
 $S_1 \rightarrow 010$
 $S_2 \rightarrow 100$ } 3 FF
 used

but next state logic will
 be easier

Present state	Next state		Output	
	$n=0$	$n=1$	$n=0$	$n=1$
A B	A B	A B	y	y
0 0	0 0	0 1	0	0
0 1	1 0	0 1	0	0
1 0	0 0	0 1	0	1
1 1	x x	x x	x	x

A B

↙ A

x		00	01	11	10
0	0	0	1	x	0
1	0	0	0	x	0

x	AB	00	01	11	10
0	0	0	0	x	0
1	1	1	1	x	1

$\swarrow B$


x	AB	00	01	11	10
0	0	0	0	x	0
1	0	0	0	x	1

$\swarrow y$

$$A(t+1) = \bar{x}B$$

$$B(t+1) = x$$

$$y(t+1) = x \wedge A$$




↪ 1 more diff. b/w mealy & moore.

· moore gives output in next state

x	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0
Moore y		0	0	0	0	0	1	0	0	0	0	0	1	0	1	0
Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

x	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	0	
Mealy y	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	
Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

↳ Moore



$S_0 : 0$
 $S_1 : 1$
 $S_2 : 10$
 $S_3 : 101$

③ Verilog Description of FSM

```

module moore_101_detector (
  _____
  _____
  _____
  _____ );

```

reg [1:0] state; reg state_next;

// state register

```
always @ (posedge clk, negedge
        reset_n)
begin
    if (~reset_n)
        state_reg <= s0;
    else
        state_reg <= next
            state;
end
```

// next-state logic

```
always @ (*)
begin
    case (state_reg)
        s0 : if (x)
                state_next = s1;
            else
                state_next = s0;
        s1 : _____
            _____
        s2 : _____
            _____
        s3 : _____
            _____
```


```
        s4 : state_next = state
```



defunct : state = name
 endcase.
 end.

// output logic
 assign y = (state reg == s3)

Complex FSM

Ex:1 010 1001 } detect ; Mealy





S_0 : reset
 S_1 : 0
 S_2 : 01
 S_3 : ~~010~~
 S_4 : 1
 S_5 : ~~100~~

5 states $\rightarrow$ 3 f.f

+n


4 variable K Map

Ex: 2

gives 1 after odd no. of 1
0 ——— even no ——— 1

& starts all this after
two 0's.

→ more






even side

odd side

Counter as FSM



↳ ① local param

↳ cannot be modified once after declaration

```
localparam s0 = 0 , s1 = 1 , s2 = 2 ,  
            s3 = 3 ;
```

② parameter

↳ configurable const. used during module instantiation.

```
module simple_reg.  
#(parameter N = 8) (  
    _____  
    _____  
    _____  
    );
```

③ integer

↳ 32 bit signed variable.

↳ used for non-hardware purpose i.e loop counters or temporary calculation.

④ genvar

↳ compile time - variable

↳ used inside generate loop.